


CHANGE ORDER	DATE	DESCRIPTION
--------------	------	-------------





PIN GROUP	VCC	GND
CLOCK	R8 S8	R6 R10 S9
INTERNAL LOGIC	C5 C8 C10 C12 C14 H3 H16 J3 J16 L16 M3 R5 R12	C6 C7 C9 C11 K3 K16 L3 M16 R4 R11 R13 S8 S10 T4
OUTPUT DRIVERS	B5 B9 B14 C2 C17 C2 C17 M2 M17 R2 R17 S16	B2 B4 B6 B8 B10 B13 B15 B17 D2 D17 F2 F17 H2 H17 L2 L17 N2 N17 Q2 D17 S2 S15 S17


NOTES:
 1) All Resistors 1/4-watt
 unless otherwise specified.
 2) All Capacitors minimum of 25 Volts
 unless otherwise specified.

INFORMATION CONTAINED HEREIN IS THE UNPUBLISHED
 CONFIDENTIAL AND TRADE SECRET PROPERTY OF OZTRONICS.
 ANY USE, REPRODUCTION OR DISCLOSURE OF THIS
 INFORMATION WITHOUT THE PRIOR WRITTEN PERMISSION
 OF OZTRONICS IS STRICTLY PROHIBITED.

CAD GENERATED
 NO MANUAL CHANGES MAY BE MADE TO THIS DOCUMENT.



Title SCHEMATIC, A3640 CPU Daughterboard		
Size C	Number 68040-CPU	3.1
Date 05-08-97 16:00	Drawn by James Jackson	
Filename A3640-2001.mch	Sheet 1 of 4	



- NOTES:
- 1) All Resistors 1/4-watt unless otherwise specified.
 - 2) All Capacitors minimum of 25 Volts unless otherwise specified.




INFORMATION CONTAINED HEREIN IS THE UNPUBLISHED CONFIDENTIAL AND TRADE SECRET PROPERTY OF OZTRONICS. ANY USE, REPRODUCTION OR DISCLOSURE OF THIS INFORMATION WITHOUT THE PRIOR WRITTEN PERMISSION OF OZTRONICS IS STRICTLY PROHIBITED.

CAD GENERATED
NO MANUAL CHANGES MAY BE MADE TO THIS DOCUMENT.

OZTRONICS
1831 ESCALON AVE. SUITE B
SAN ANTONIO TX 78221-3128

Title		SCHEMATIC, A3640 CPU Daughterboard	
Size	Number	PLD-LOGIC	3.1
Date	05-08-97 16:00	Drawn by	James Jackson
Filename	A3640-2001.mch	Sheet	2 of 4

CHANGE ORDER	DATE	DESCRIPTION



- NOTES:
- 1) All Resistors 1/4-watt unless otherwise specified.
 - 2) All Capacitors minimum of 25 Volts unless otherwise specified.

INFORMATION CONTAINED HEREIN IS THE UNPUBLISHED CONFIDENTIAL AND TRADE SECRET PROPERTY OF OZTRONICS. ANY USE, REPRODUCTION OR DISCLOSURE OF THIS INFORMATION WITHOUT THE PRIOR WRITTEN PERMISSION OF OZTRONICS IS STRICTLY PROHIBITED.


CAD GENERATED

NO MANUAL CHANGES MAY BE MADE TO THIS DOCUMENT.



Title		SCHEMATIC, A3640 CPU Daughterboard	
Size	Number	GLUE-LOGIC 3.1	
Date	05-08-97 16:00	Drawn by James Jackson	
Filename	A3640-2001.mch	Sheet 3 of 4	


CHANGE ORDER	DATE	DESCRIPTION



- NOTES:
- 1) All Resistors 1/4-watt unless otherwise specified.
 - 2) All Capacitors minimum of 25 Volts unless otherwise specified.

INFORMATION CONTAINED HEREIN IS THE UNPUBLISHED CONFIDENTIAL AND TRADE SECRET PROPERTY OF OZTRONICS. ANY USE, REPRODUCTION OR DISCLOSURE OF THIS INFORMATION WITHOUT THE PRIOR WRITTEN PERMISSION OF OZTRONICS IS STRICTLY PROHIBITED.

CAD GENERATED
NO MANUAL CHANGES MAY BE MADE TO THIS DOCUMENT.



Title SCHEMATIC, A3640 CPU Daughterboard		
Size C	Number DATA-XCVRS	3.1
Date 05-08-97 16:00	Drawn by James Jackson	
Filename A3640-2001.mch	Sheet 4 of 4	